135 lines
3.5 KiB
C
135 lines
3.5 KiB
C
|
#include "hal/derivative.h"
|
||
|
|
|
||
|
|
/***********************************************************************/
|
||
|
|
/*
|
||
|
|
* Initialize the NVIC to enable the specified IRQ.
|
||
|
|
*
|
||
|
|
* NOTE: The function only initializes the NVIC to enable a single IRQ.
|
||
|
|
* Interrupts will also need to be enabled in the ARM core. This can be
|
||
|
|
* done using the EnableInterrupts; macro.
|
||
|
|
*
|
||
|
|
* Parameters:
|
||
|
|
* irq irq number to be enabled (the irq number NOT the vector number)
|
||
|
|
*/
|
||
|
|
|
||
|
|
void enable_irq (int irq)
|
||
|
|
{
|
||
|
|
|
||
|
|
int div;
|
||
|
|
|
||
|
|
/* Make sure that the IRQ is an allowable number. Right now up to 91 is
|
||
|
|
* used.
|
||
|
|
*/
|
||
|
|
// if(irq > 91)
|
||
|
|
//printf("\nERR! Invalid IRQ value passed to enable irq function!\n");
|
||
|
|
|
||
|
|
/* Determine which of the NVICISERs corresponds to the irq */
|
||
|
|
div = irq/32;
|
||
|
|
|
||
|
|
switch (div)
|
||
|
|
{
|
||
|
|
case 0x0:
|
||
|
|
NVICICPR0 |= 1 << (irq%32);
|
||
|
|
NVICISER0 |= 1 << (irq%32);
|
||
|
|
break;
|
||
|
|
case 0x1:
|
||
|
|
NVICICPR1 |= 1 << (irq%32);
|
||
|
|
NVICISER1 |= 1 << (irq%32);
|
||
|
|
break;
|
||
|
|
case 0x2:
|
||
|
|
NVICICPR2 |= 1 << (irq%32);
|
||
|
|
NVICISER2 |= 1 << (irq%32);
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
/***********************************************************************/
|
||
|
|
/*
|
||
|
|
* Initialize the NVIC to disable the specified IRQ.
|
||
|
|
*
|
||
|
|
* NOTE: The function only initializes the NVIC to disable a single IRQ.
|
||
|
|
* If you want to disable all interrupts, then use the DisableInterrupts
|
||
|
|
* macro instead.
|
||
|
|
*
|
||
|
|
* Parameters:
|
||
|
|
* irq irq number to be disabled (the irq number NOT the vector number)
|
||
|
|
*/
|
||
|
|
|
||
|
|
void disable_irq (int irq)
|
||
|
|
{
|
||
|
|
|
||
|
|
/* Make sure that the IRQ is an allowable number. Right now up to 32 is
|
||
|
|
* used.
|
||
|
|
*
|
||
|
|
* NOTE: If you are using the interrupt definitions from the header
|
||
|
|
* file, you MUST SUBTRACT 16!!!
|
||
|
|
*/
|
||
|
|
if(irq > 128)
|
||
|
|
{
|
||
|
|
/* Set the ICER register accordingly */
|
||
|
|
NVICICER3 = 1 << (irq%32);
|
||
|
|
}
|
||
|
|
else if(irq > 64)
|
||
|
|
{
|
||
|
|
/* Set the ICER register accordingly */
|
||
|
|
NVICICER2 = 1 << (irq%32);
|
||
|
|
}
|
||
|
|
else if(irq > 32)
|
||
|
|
{
|
||
|
|
/* Set the ICER register accordingly */
|
||
|
|
NVICICER1 = 1 << (irq%32);
|
||
|
|
}
|
||
|
|
else
|
||
|
|
{
|
||
|
|
/* Set the ICER register accordingly */
|
||
|
|
NVICICER0 = 1 << (irq%32);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
/***********************************************************************/
|
||
|
|
/*
|
||
|
|
* Initialize the NVIC to set specified IRQ priority.
|
||
|
|
*
|
||
|
|
* NOTE: The function only initializes the NVIC to set a single IRQ priority.
|
||
|
|
* Interrupts will also need to be enabled in the ARM core. This can be
|
||
|
|
* done using the EnableInterrupts; macro.
|
||
|
|
*
|
||
|
|
* Parameters:
|
||
|
|
* irq irq number to be enabled (the irq number NOT the vector number)
|
||
|
|
* prio irq priority. 0-3 levels. 0 max priority
|
||
|
|
*/
|
||
|
|
|
||
|
|
void set_irq_priority (int irq, int prio)
|
||
|
|
{
|
||
|
|
/*irq priority pointer*/
|
||
|
|
uint32 *prio_reg;
|
||
|
|
uint8 err = 0;
|
||
|
|
uint8 div = 0;
|
||
|
|
uint8 off = 0;
|
||
|
|
|
||
|
|
/* Make sure that the IRQ is an allowable number. Right now up to 32 is
|
||
|
|
* used.
|
||
|
|
*
|
||
|
|
* NOTE: If you are using the interrupt definitions from the header
|
||
|
|
* file, you MUST SUBTRACT 16!!!
|
||
|
|
*/
|
||
|
|
if(irq > 32)
|
||
|
|
{
|
||
|
|
err = 1;
|
||
|
|
}
|
||
|
|
|
||
|
|
if(prio > 3)
|
||
|
|
{
|
||
|
|
err = 1;
|
||
|
|
}
|
||
|
|
|
||
|
|
if(err != 1)
|
||
|
|
{
|
||
|
|
/* Determine which of the NVICIPx corresponds to the irq */
|
||
|
|
div = irq / 4;
|
||
|
|
off = irq % 4;
|
||
|
|
prio_reg = (uint32 *)((uint32)&NVIC_IP(div));
|
||
|
|
/* Assign priority to IRQ */
|
||
|
|
*prio_reg |= ( (prio&0x3) << (8 - ARM_INTERRUPT_LEVEL_BITS) ) << (off * 8);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|